TCS / Research / Publications / Model Checking the Branching Time Temporal Logic CTL
Helsinki University of Technology, 
     Laboratory for Theoretical Computer Science

Model Checking the Branching Time Temporal Logic CTL

Reference:

Keijo Heljanko. Model checking the branching time temporal logic CTL. Master's thesis, Helsinki University of Technology, Department of Computer Science and Engineering, Digital Systems Laboratory, 1997.

Suggested BibTeX entry:

@mastersthesis{HeljankoMsc,
    author = {Heljanko, Keijo},
    school = {Helsinki University of Technology, Department of Computer Science and Engineering, Digital Systems Laboratory},
    title = {Model Checking the Branching Time Temporal Logic {C}{T}{L}},
    year = {1997},
}

See www.tcs.hut.fi ...

[TCS main] [Contact Info] [Personnel] [Research] [Publications] [Software] [Studies] [News Archive] [Links]
Latest update: 19 January 2010.